AES算法的FPGA設(shè)計與實現(xiàn).pdf

1、東南大學(xué)碩士學(xué)位論文AES算法的FPGA設(shè)計與實現(xiàn)姓名：姚海燕申請學(xué)位級別：碩士專業(yè)：軟件工程指導(dǎo)教師：時龍興；景為平20111018Ab吼髓ctAbSt陷d剮nd∞lalg謝llllll，al∞known鷦AdV鋤cedEn∞讎i∞StaIldard(AES)，h嬲bccrlwideIy鵬ediIlⅡ地field0fiIlf0】衄蚯∞s曦吼Now，吐塢他s髓rcllofAESalg嘶n1In’s砌讓謝∞h鷦b∞ome恤hmspatAE

2、Sa190ri吐皿c砌dbe刪硎f奴鋤dfl麟ibly嘶mFP(認Themesisfi|賦lyiIl仃odu∞s也emath鋤a矗caIf0蛐datioll’de3igncrit盯ia，s曲I叻衛(wèi)哈，b夠ic咖sf0肋atiofls，鋤d鋤唧ti∞鋤dda哪ti伽呻e潞AR盯comp蒯州hcOII蚰∞llscds蜘lc臼盯豁，thc∞【tefiorpipelinemcthodispmf0Ⅳ舊rdt0證l—eInImtt11ehighsp

3、eedpamllcldes衄Besides，Ⅱ璩wholedesi弘block出a鯽misprovidednI∞∞chmodLlleis鋤alyzediIIdetailmcludingi11pLIt鋤do咖mmo叫e，c咖lmodule，∞cryption鋤d出州ionmodul懿Serialt0p暫allelc餅Ⅳe璐ionl研jllputdala疆嶇p面alleltos耐alc伽Ver幽onforol坤lmdataa托托alized

4、byp孤面lelpipeline蚰Ⅻ：m∞jIl曲put鋤dmI巾utmodule朋loftllec∞心ollingandk叮n‘m婦gsignalsa∞掣柵翻na：tedby∞眥磚砌他giste疆iIlcom∞lmomlleThe∞憂1d向玳缸∞samsilnpli6edby璐iIIg100k印tables，XOR0p翩拉i∞鋤dc如ul盯sllifIetFhlallysi如吡ati∞鋤dte髓a∞∞耐edom鋤dAESalg嘶tll